 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ARX2412 Data Terminal Manchester Converter for MIL-STD-1553 Features * PERFORMS FUNCTIONS COMMON TO MIL-STD-1553 * ENCODE * DECODE * ADDRESS RECOGNITION * THREE STATE PARALLEL I/O * SELF TEST CAPABILITY * MIL-PRF-38534 COMPLIANT CIRCUITS AVAILABLE * SMALL SIZE - REPLACEMENT FOR DDC8937 MODEL NUMBER * 5V DC OPERATION * FULL MILITARY (-55C TO +125C) TEMPERATURE RANGE 1 A E RO F LE X LA C ISO 9001 E RTIFIED B S I NC . General Description The Aeroflex Circuit Technology Model ARX2412 Manchester Converter is a self contained, 48pin, triple-in-line hybrid package designed to perform: encode, decode, logic and control functions in a MIL-STD-1553, A and B multiplex data system. It Provides the necessary interface between transceivers and a three state parallel 16 bit bus of the protocol logic section of a subsystem remote terminal or controller. RECEIVER SECTION POC POWER ON CLEAR RECEIVER SYNC TYPE BUSY RECEIVE OWN ADDRESS 5 BITS B0-B4, MSB-LSB COMMAND SYNC CLEAR (ADDRESS REGISTER CLEAR) VU INT (VALID ADDRESS) SYNC BUSY 5 BITS RX DATA IN DECODER ADDRESS RECOGNITION REGISTER BITS 0-4 VALID CLK VALID ADDRESS REGISTER VALID WORD REGISTER RX DATA IN VALID WORD CLK CLK CLOCK SERIAL SERIAL DATA OUT BITS 0-4 SERIAL TO PARALLEL SHIFT REGISTER BITS 5-15 VALID WORD 3 STATE ENABLE 3 STATE LATCHES AND BUFFER 3 STATE OUT SACK (SYSTEM ACKNOMLEDGE) CLK1 OUTPUT 12MHZ CLOCK 1 INPUT 12MHZ CLOCK 2 INPUT 12MHZ CLOCK SELECT SELECT CLOCK LOGIC RESET 16 BITS TO / FROM 16 BIT PARALLEL BUS BITS DB0 - DB15 MSB - LSB SERIAL IN TX DATA OUT CLK ENCODER TX DATA TRANSMITTER SECTION BUSY OUT SYNC ENABLE SERIAL DATA CLOCK PARALLEL TO SERIAL SHIFT REGISTER ENABLE 3 STATE IN 3 STATE LATCHES AND BUFFER 3 STATE ENABLE OSEL (OUTPUT SELECT) TRANSMITTER BUSY SYNC SELECT ENCODER ENABLE Figure 1 - FUNCTIONAL BLOCK DIAGRAM eroflex Circuit Technology - Data Bus Modules For The Future (c) SCD2412 REV C 10/19/98 Specifications Parameter External Clock Oscillator Type (12MHz) Power Supply Characteristics Voltage Input Current Thermal Characteristics Operating Current Storage Current Physical Characteristics Weight Size Units TTL Vdc mA C C oz in. Value As per MIL-STD-1553 A/B long and short term +5.0 5% 200 max -55 to +125 (Case Temperature) -55 to +150 0.7 (20g) approx. 1.7 x 1.1 x 0.2 (43 x 28 x 5.1 mm) Busy line will go low after 16sec, and will remain low for 4sec if another 20 bit word immediately follows the first word. The second word will cause Receiver Busy to go high for another 16sec time interval, This sequence continues until no additional information is to be processed. At approximately the same time as the first Receiver Busy low to high transition, the Receiver Sync Type line will go high if a command or status sync field is detected by the internal decoder. It too will remain high for 16sec. If a data sync field is detected by the decoder, the Receiver Sync Type line will remain in the low state. During the receiver busy time the decoder shifts serial data out to the serial to parallel shift register, regardless of whether the data is valid or not. However, the stored data is not shifted into the 3-state output buffer unless a Valid Word indication occurs. This signal is designated Valid Word. Valid Word performs three functions within the converter: strobes the 16 bit parallel word into the 3-state output buffer, strobes the address recognition function and indicates to the subsystem user that a valid 16 bit word is now ready to be processed. A high to low transition on the Valid Word line will indicate the receipt of a Valid Word. The first five bits of a 16 bit command word represent the terminal address. The bits are decoded, shifted through the serial to parallel shift register and compared to the five lines in the address recognition register (own address, B0 (MSB) thru B4). If a command word is received, and the own address lines and decoder remote terminal address bits correspond, and Valid Word occurs, then a Valid Address Signal (VU INT) will 2 SCD2412 REV C 10/19/98 Plainview NY (516) 694-6700 Theory of Operation This section provides a detailed functional description of the MIL-STD-1553A/B Command/Response Manchester II converter (hereinafter referred to as Converter) and is intended for use with the timing diagrams shown in Figures 2 and 3. GENERAL POWER ON CLEAR (POC): A logic "0" input applied at turn-on initializes all of the internal logic. This signal clears the encoder/decoder internal counters and initializes the encoder and decoder functions. This can also be used to abort a transmission. DECODER OPERATION An seen in Figure 1, Functional Block Diagram, the converter interfaces directly with the MIL-STD-1553 transceiver by mans of four lines, namely Tx DATA, Tx DATA, Rx DATA, and Rx DATA. In the decode mode of operation, the converter normally needs logic lows (OFF Mode) on Rx DATA and Rx DATA. Whenever the MIL-STD-1553 data bus is active, the MIL-STD-1553 transceiver will output signals that are similar to those illustrated in Figure 2 (Rx DATA and Rx DATA) to the converter. Approximately 5sec after the converter has detected the first transition change in, the Rx DATA input line, the Received Busy output line will activate from a low to high state and remain high for 16sec. During this period, the internal Encoder/Decoder is shifting serial data out and the information is being clocked into an internal 16 bit serial to parallel shift register. The Receiver Aeroflex Circuit Technology occur going from a logic "1" to logic "0". This signal transitions at the same time as Valid Word. Upon detecting a Valid Word output, the user subsystem must respond with a signal called System Acknowledge (SACK). A high to low input to the converter will set both Valid Word and VU INT (if occurred) to their original high states. These two outputs are then ready to analyze the next received 20 bit word. At the same time, SACK will enable the output 3-state buffer for data readout on the 16 parallel data lines. The user subsystem has up to 20sec to process the data before the next 20 bit word is ready to be latched in the output buffer. A return to the high state on SACK will cause the 3-state output buffer to return to the high impedance state, completing the conversion of one 20 bit word. The command sync clear input signal is required to initialize the converter internal logic, set by detection of command or status sync. It also resets Valid Word logic. This input signal must be applied each time a receiver sync type transitions, low to high, occurs but must not occur until the Valid Word transitions high to low. Under certain circumstances, valid address transition may not occur after a valid sync field is recognized. transmit cycle. To terminate a transmission, the Encoder Enable line must be brought low on or before the high to low transition of the current transmitter busy signal. The remaining signal that is required to make the converter encoder operate properly is the Sync Select input signal. Sync Select is an input from the user subsystem for the purpose of setting the appropriate sync field polarity to correspond with the word to be transmitted. A high on this line will create a command or status sync field, and a low will result in a data sync field. Initially it should be set to a Logic "1" before the encoder enable line is set high, and remain high no later than the high to low transition of the transmitter busy signal. Appplication and Operation Information General LOGIC COMPATIBILITY Direct logic compatibility exists with transceiver types which have logical low receiver outputs at times when the bus is not active, such as Models ARX3402/4402 and ARX3411/4411. Use with logical high receiver output devices, such as Aeroflex Models ARX3231/3232 or ARX3404/4404 will necessitate utilization of inverters between transceiver RX outputs and Model ARX2412 RX inputs. ENCODER OPERATION In the encode mode of operation (Figure 3), the converter normally provides logic highs (off mode) on Tx DATA and Tx DATA. These two signal lines provide output data in complementary serial phase modulated format to the MIL-STD-1553 transceiver during a transmission. To effect a transmission from the converter, the sequence of events is to first load 16 bit parallel data into the 3-state input buffer. This is achieved by the presentation of an input pulse of logic zero on the Output Select (OSEL) line. Data to the converter must be stable when the OSEL occurs. When the XMTR busy signal goes from low to high, the OSEL may be activated to load the next 16 bit word in preparation for transmission. Next, the user subsystem must bring the Encoder Enable line high to initiate a transmission. Encoder Enable can be conveniently triggered from the leading or trailing edge of OSEL but must remain high for 1.0sec after the trailing edge of OSEL. If the Encoder Enable line is allowed to remain high, successive transmissions will result. The transmitter busy line will go high for 16sec every time a 20 bit word is processed through the internal Encoder. Transmitter Busy indicates to the user subsystem that control logic is shifting data from the parallel to serial data buffer to the bi-phase encoder during a Aeroflex Circuit Technology POWER ON CLEAR (POC) A low on this input line resets all internal registers and initializes the Manchester Converter for transmission of complete messages. DATA I/O (DB0-DB15) The 16 bits of input and output are three state lines. Impedance of the receiver section latches is high during transmit cycle. Latched data can be retained for up to 20sec. during input of next data word. TERMINAL ADDRESS LINES (B0-B4) Addressing the 5 bit address lines is done by hard wiring. Internal pull up resistors allow logic "1" lines to be open circuited. Logic "0" lines must be tied to ground. When a valid command word incorporating the proper address is received at the input it will cause VU INT to go low. 3 SCD2412 REV C 10/19/98 Plainview NY (516) 694-6700 SELF TEST COMPATABILITY Self test may be accomplished using a wraparound mode. This is done by switching TX DATA and TX DATA through external multiplexers into RX DATA and RX DATA. During this operation the transceiver must be inhibited to avoid extraneous transmission on the bus. Encoder Operation OUTPUT SELECT (OSEL) Logic low transfers input data into internal buffer registers for processing. SYNC SELECT Prior to initiation of a transmission this line should be set high. Retention of high establishes a command or status sync and a low will produce a data sync. The line should be brought low prior to the high to low transition of the TRANSMITTER BUSY line. For successive transmissions refer to the Transmitter Section Timing Diagram. Decoder Operation RECEIVER DATA (RX DATA) and (RX DATA) Inputs from a compatible transceiver complementary serial biphase form. in RECEIVER BUSY (RCVR BUSY) Outputs status of received information when data is being transferred into the receiver data buffer registers after a valid sync has been received. The line will go high when busy and remain so until the completion of the receive cycle. ENCODER ENABLE A logic high starts an encoder cycle. Retention of high permits successive transmissions, which can be avoided by transitioning, to low at least lsec before XMTR BUSY transition. RECEIVER SYNC TYPE Outputs the sync field polarity of each input word and is valid when (RCVR BUSY) signal is high. A high indicates command or status sync; a low indicates data sync. TRANSMITTER BUSY (XMTR BUSY) High is busy indicating that data is being shifted from the input data buffer to the encoder. TRANSMIT DATA (TX DATA) and (TX DATA) Output from the encoder in complementary serial form. Positive and negative excursions represent digital "1"s and "0"s. VALID WORD Transitions from high to low after receipt of a valid sync, 16 data bits and an odd parity bit. Transition back to high indicates that data is now available in the three state output register. SYSTEM ACKNOWLEDGE (SACK) An input transistion from high to low enables readout transfer from output registers onto the parallel data output lines. Duration should be approximately 2sec. The leading edge transition resets VALID WORD and VU INT to high, permitting a new receive cycle. VALID ADDRESS (VU INT) Output goes low only upon validation of input word and recognition of its internal terminal address. COMMAND SYNC CLEAR: This input low must be provided 2sec after each RECEIVER SYNC TYPE low to high transition, and must be no wider than 1sec. Aeroflex Circuit Technology 4 SCD2412 REV C 10/19/98 Plainview NY (516) 694-6700 1MHZ CLOCK BIT TIMES POWER ON CLEAR POC (INPUT) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 2 3 4 5 6 COMMAND SYNC RX DATA (INPUT) 5 BIT ADDRESS 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 DATA SYNC RX DATA (INPUT) 5s NOM 16s NOM COMMAND SYNC 16s NOM TAKE DATA 500ns NOM VALID WORD (OUTPUT) 500ns NOM VU INT (OUTPUT) VALID ADDRESS 100 ns MIN SACK (INPUT) SYSTEM ACKNOWLEDGE Note: A Command Sync Clear must be provided for every Receiver Sync Type low to high transition. COMMAND SYNC CLEAR (INPUT) DO NOT CUE FROM VALID WORD 2 S 25ns MIN to 1s MAX 4s NOM 16s NOM DATA SYNC 16s NOM TAKE DATA RECEIVER SYNC TYPE (OUTPUT) RECEIVER BUSY (OUTPUT) 5s NOM 2s NOM 2s NOM 50ns MIN to 20s MAX 100ns MIN Figure 2 - RECEIVER SECTION TIMING FOR DECODE OPERATION 1 2 3 4 5---- 1MHZ CLOCK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 2 3 4 BIT TIMES POWER ON CLEAR POC (INPUT) 1s NOM 100ns MIN OUTPUT SELECT (INPUT) (OR DELAY) 1.0 s MIN SYNC SELECT (INPUT) 0.5 s MAX ENCODER ENABLE (INPUT) 3.5s NOM 1.0 s MIN DON'T CARE BRING LOW NO LATER THAN XMTR BUSY HIGH TO LOW Drop Enable 1s MIN Before XMTR Busy To Stop Next Word SEND DATA 16s NOM XMTR BUSY (OUTPUT) 4s NOM SEND DATA 16s NOM DATA SYNC 1s NOM COMMAND SYNC 0 0 0 0 1 0 0 1 1 1 0 1 0 0 0 1 1 0 0 1 1 1 1 1 0 0 0 0 1 0 1 1 1 0 TX DATA (OUTPUT) TX DATA (OUTPUT) Figure 3 - TRANSMITTER SECTION TIMING FOR ENCODE OPERATION Aeroflex Circuit Technology 5 SCD2412 REV C 10/19/98 Plainview NY (516) 694-6700 Package Pin Out Description By Pin - ACT2412 Pin # 1 - 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 Function Parallel Data (DB0 - DB15) No Connection +5VDC GND DSC Out Power On Clear (POC) Transmitter Busy (XMTR BUSY) Receiver Busy (RCVR BUSY) Sync Select Encoder Enable System Acknowledge (SACK) 2 MHZ Out Output Select (OSEL) No Connection Transmitter Data (TX DATA) Transmitter Data (TX DATA) Receiver Data (RX DATA) Receiver Data (RX DATA) Valid Word Clock 2 Input (12 MHz) Clock 1 Output (12 MHz) Clock 1 Input (12 MHz) Clock Select (CK SEL) Logic "1" = Clock 1 Select Logic "0" = Clock 2 Select Valid Address (VU INT) No Connection Command Sync Clear Receive Sync Type Case GND Own Address (B0 = MSB to B4) Input / Output Both Output Input Output Output Input Input Input Output Input Output Output Input Input Output Input Output Input Input 39 40 41 42 43 44 - 48 Output Input Output Input Aeroflex Circuit Technology 6 SCD2412 REV C 10/19/98 Plainview NY (516) 694-6700 CIRCUIT TECHNOLOGY Ordering Information Model Number ARX2412 Package 1.74" x 1.14" Metal Plug In Plug-In Package Outline 40 41 25 24 48 1 16 17 .210 MAX .200 MIN .050 RADIUS MAX TYP .018 DIA TYP .002 1.740 1.500 .450 REF 1.140 .900 .060 RADIUS 4 PLACES .100 TYP Aeroflex Circuit Technology 35 South Service Road Plainview New York 11830 Specifications subject to change without notice. Aeroflex Circuit Technology Telephone: (516) 694-6700 FAX: (516) 694-6715 Toll Free Inquiries: 1-(800)THE-1553 7 SCD2412 REV C 10/19/98 Plainview NY (516) 694-6700 |
Price & Availability of ARX2412
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |